SBAC-PAD 2010 Technical Program

DAYSWednesdayThursdayFridaySaturday

Click here to access the Hotel Rooms display..

The SBAC-PAD Proceedings can be accessed and downloaded by the wireless network with SSID PROCEEDINGS-SBAC-PAD-2010 and http://10.0.0.1:8080 through your web browser.
THURSDAY, October 28, 2010
AUDITORIUM REAL
09:00 10:30 Session 2: Programming with GPUs, FPGAs and Other Accelerator Architectures
Session chair: Alberto De Souza, Federal University of Espirito Santo (UFES), Brazil
Performance Debugging of GPGPU Applications with the Divergence Map
Bruno Coutinho, D. Sampaio, F. M. Q. Pereira, and W. Meira Jr.
Mixed-Precision Parallel Linear Programming Solver
Mujahed Eleyat and L. Natvig
Tree Projection-Based Frequent Itemset Mining on Multicore CPUs and GPUs
George Teodoro, N. Mariano, W. Meira Jr., and R. Ferreira
10:30 Break
11:00 12:00 Keynote 2: Cesar Gonzales
IT and Wireless Convergence
12:00 Industrial Talk SGI: Rick Reid
What Could You Do with a Petabyte of Memory or a Petaflop of Compute?
12:40 Lunch
14:30 16:30 Session 3: Load Balancing and Scheduling
Session chair: Walfredo Cirne, Google Inc., USA and Federal University of Campina Grande (UFCG), Brazil
Mapping Pipelined Applications with Replication to Increase Throughput and Reliability
Anne Benoit, L. Marchal, Y. Robert, and O. Sinnen
Improving In-memory Column-Store Database Predicate Evaluation Performance on Multi-core Systems
Hong Min and H. Franke
A Comparative Analysis of Load Balancing Algorithms Applied to a Weather Forecast Model
Eduardo R. Rodrigues, P. O. A. Navaux, J. Panetta, A. Fazenda, C. L. Mendes, and L. V. Kale
Sharing Resources for Performance and Energy Optimization of Concurrent Streaming Applications
Anne Benoit, P. Renaud-Goud, and Y. Robert
16:30 Break
17:00 19:00 Session 4: Cache Design and Performance Analysis
Session chair: Ricardo Bianchini, Rutgers University, USA
Feedback-Driven Restructuring of Multi-threaded Applications for NUCA Cache Performance in CMPs
Sandro Bartolini, P. Foglia, M. Solinas, and C. A. Prete
A Cache Replacement Policy Using Adaptive Insertion and Re-reference Prediction
Xi Zhang, C. Li, H. Wang, and D. Wang
MOPSO Applied to Architecture Tuning with Unified Second-Level Cache for Energy and Performance Optimization
F. R. Cordeiro, A. G. Silva-Filho, and G. R. Carvalho
The Dynamic Block Remapping Cache
Felipe Thomaz Pedroni, A. F. De Souza, and C. Badue
19:00 Conference Dinner
Co-sponsored by
TCCA and TCSC of
and Conference Proceedings
are published by
Promoted by Organized by
IEEE IFIP IEEE2 SBC LNCC   UFRGS   UFF
Institutional Sponsors
Silver Sponsors
Gold Sponsors
Diamond Sponsors